



Typical Application Circuit (Adjustable Operation)




TDFN-12L Package




TDFN-10 Package

Pin Configurations (Top View)



TDFN-12L Package



TDFN-10 Package

Absolute Maximum Ratings (Note 1)

Supply Voltage V_{IN}	6V
Power Dissipation, P_D @ $T_A=25^\circ\text{C}$	
TDFN-12L / TDFN-10	2.083W
Thermal Resistance, θ_{ja}	
TDFN-12L / TDFN-10	48°C/W
Lead Temperature	260°C
Storage Temperature	-65°C to 150°C
ESD Susceptibility	
HBM (Human Body Mode)	2kV
MM (Machine Mode)	200V


Recommended Operating Conditions

Input Voltage V_{IN}	2.6V to 5.5V
EN Input Voltage	0V to V_{IN}
Junction Temperature	-40°C to 125°C
Ambient Operating Temperature	-40°C to 85°C

Pin Description

Name	Description
VIN2	Power Input of Channel 2.
SW2	Pin for Switching of Channel 2.
GND	Ground. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
FB1	Feedback of Channel 1.
NC1, NC2	No Connection or Connect to VIN.
EN1	Chip Enable of Channel 1 (Active High). $V_{EN1} \leq V_{IN1}$.
VIN1	Power Input of Channel 1.
SW1	Pin for Switching of Channel 1.
FB2	Feedback of Channel 2.
EN2	Chip Enable of Channel 2 (Active High). $V_{EN2} \leq V_{IN2}$.

Function Block Diagram



Electrical Characteristics

($V_{IN} = 3.6V$, $V_{OUT} = 2.5V$, $V_{REF} = 0.6V$, $L = 2.2\mu H$, $C_{IN} = 4.7\mu F$, $C_{OUT} = 10\mu F$, $T_A = 25^\circ C$, $I_{MAX} = 1.2A$ unless otherwise specified)

Parameters	Condition	Min	Typ	Max	Units
Channel 1 and Channel 2					
Input Voltage Range		2.6		5.5	V
Input UVLO	Rising, Hysteresis=90mV		2.31	2.45	V
Input Supply Current	VFB =0.65V		40	70	μA
Input Shutdown Current				1	μA
FB Feedback Voltage	$V_{IN}=2.6$ to $5.5V$	0.582	0.6	0.618	V
FB Input Current			0.01		μA
Output Voltage Range		0.6		V_{IN}	V
Load Regulation	$V_{OUT}=1.8V$, I_{OUT} From 0.2A to 0.4A		0.1		%
Line Regulation	$V_{IN}=2.6$ to $5.5V$		0.2		%/V
Switching Frequency			1.5		MHz
NMOS Switch On Resistance	$I_{SW}=200mA$		200		m Ω
PMOS Switch On Resistance	$I_{SW}=200mA$		280		m Ω
PMOS Switch Current Limit		1.5			A
SW Leakage Current	$V_{IN}=5.5V$, $V_{SW}=0$ or $5.5V$, EN=GND			10	μA
EN Input Current				1	μA
EN Input Low Voltage		0.4			V
EN Input High Voltage				1.5	V

Functional Description

The basic iD8213 application circuit is shown in Typical Application Circuit. External component selection is determined by the maximum load current and begins with the selection of the inductor value and operating frequency followed by C_{IN} and C_{OUT} .

Inductor Selection

For a given input and output voltage, the inductor value and operating frequency determine the ripple current. The ripple current ΔI_L increases with higher V_{IN} and decreases with higher inductance.

$$\Delta I_L = \left[\frac{V_{OUT}}{f \times L} \right] \times \left[1 - \frac{V_{OUT}}{V_{IN}} \right]$$

Having a lower ripple current reduces the ESR losses in the output capacitors and the output voltage ripple. Highest efficiency operation is achieved at low frequency with small ripple current. This, however, requires a large inductor.

A reasonable starting point for selecting the ripple current is $\Delta I_L = 0.4(I_{MAX})$. The largest ripple current occurs at the highest V_{IN} . To guarantee that the ripple current stays below a specified maximum, the inductor value should be chosen according to the following equation:

$$L = \left[\frac{V_{OUT}}{f \times \Delta I_{L(MAX)}} \right] \times \left\{ 1 - \frac{V_{OUT}}{V_{IN(MAX)}} \right\}$$

Inductor Core Selection

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite or permalloy cores. Actual core loss is independent of core size for a fixed inductor value but it is very dependent on the inductance selected. As the inductance increases, core losses decrease. However, increased inductance requires more turns of wire and therefore copper losses will increase.

Ferrite designs have very low core losses and are preferred at high switching frequencies, so design goals can concentrate on copper loss and preventing saturation. Ferrite core material saturates "hard", which means that inductance collapses abruptly when the peak design current is exceeded.

This results in an abrupt increase in inductor ripple current and consequent output voltage ripple.

Do not allow the core to saturate!

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate energy but generally cost more than powdered iron core inductors with similar characteristics. The choice of which style inductor to use mainly depend on the price vs. size requirements and any radiated field/EMI requirements.

C_{IN} and C_{OUT} Selection

The input capacitance, C_{IN} , is needed to filter the trapezoidal current at the source of the top MOSFET. To prevent large ripple voltage, a low ESR input capacitor sized for the maximum RMS current should be used. RMS current is given by :

$$I_{RMS} = I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}} - 1}$$

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to further de-rate the capacitor, or choose a capacitor rated at a higher temperature than required. Several capacitors may also be paralleled to meet size or height requirements in the design.

The selection of C_{OUT} is determined by the effective

series resistance (ESR) that is required to minimize voltage ripple and load step transients, as well as the amount of bulk capacitance that is necessary to ensure that the control loop is stable. Loop stability can be checked by viewing the load transient response as described in a later section.

The output ripple, ΔV_{OUT} , is determined by:

$$\Delta V_{OUT} \leq \Delta I_L \left[ESR + \frac{1}{8fC_{OUT}} \right]$$

The output ripple is highest at maximum input voltage since ΔI_L increases with input voltage. Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR but can be used in cost sensitive applications provided that consideration is given to ripple current ratings and long-term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects.

The high Q of ceramic capacitors with trace inductance can also lead to significant ringing.

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. However, care must be taken when these capacitors are used at the input and output. When a ceramic capacitor is used at the input and the power is supplied

by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN} . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} large enough to damage the part.

Output Voltage Programming

The resistive divider allows the FB pin to sense a fraction of the output voltage as shown in Figure 3.




Figure 3. Setting the Output Voltage

For adjustable voltage mode, the output voltage is set by an external resistive divider according to the following equation :

$$V_{OUT} = V_{REF} \times (1 + R1/R2)$$

Where V_{REF} is the internal reference voltage (0.6V typical)

PSM Mode

As the output current drops, the iD8213 enters discontinuous conduction mode (DCM). If a very light load current only requires the switch on time to be less than $1/10F_{OSC}$ (minimum on time), the IC enters pulse-skipping mode. In this mode, the device prevents the switch from turning on for one or more switching cycles to prevent the output voltage from rising above the regulated voltage. According this, when iD8213 enters in PSM mode will get higher efficiency than PWM mode. Compared to normal PWM operation, the output ripple in pulse- skipping will be larger.

Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It

is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

$$\text{Efficiency} = 100\% - (L1 + L2 + L3 + \dots)$$

where L1, L2, etc. are the individual losses as a percentage of input power. Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses: V_{IN} quiescent current and I_2R losses.

The V_{IN} quiescent current loss dominates the efficiency loss at very low load currents whereas the I_2R loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence.

1. The V_{IN} quiescent current appears due to two components: the DC bias current and the gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge ΔQ moves from V_{IN} to ground.

The resulting $\Delta Q/\Delta t$ is the current out of V_{IN} that is typically larger than the DC bias current. In continuous mode,

$$I_{GATECHG} = f(Q_T + Q_B)$$

where Q_T and Q_B are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to V_{IN} and thus their effects will be more pronounced at higher supply voltages.

2. I_2R losses are calculated from the resistances of the internal switches, R_{SW} and external inductor R_L . In continuous mode the average output current flowing through inductor L is "chopped" between the main switch and the synchronous switch. Thus, the series

resistance looking into the SW pin is a function of both top and bottom MOSFET $R_{DS(ON)}$ and the duty cycle (DC) is shown as follows:

$$R_{SW} = R_{DS(ON)TOP} \times DC + R_{DS(ON)BOT} \times (1 - DC)$$

The $R_{DS(ON)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Characteristics curves. Thus, to obtain I_2R losses, simply add R_{SW} to R_L and multiply the result by the square of the average output current. Other losses including C_{IN} and C_{OUT} ESR dissipative losses and inductor core losses generally account for less than 2% of the total loss.

Thermal Considerations

The maximum power dissipation depends on the thermal resistance of IC package, PCB layout, the rate of surroundings airflow and temperature difference between junction to ambient. The maximum power dissipation can be calculated by following formula:


$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where $T_{J(MAX)}$ is the maximum junction temperature, T_A is the ambient temperature and the θ_{JA} is the junction to ambient thermal resistance. For recommended operating conditions specification of iD8213 DC/DC converter, where $T_{J(MAX)}$ is the maximum junction temperature of the die and T_A is the ambient temperature. The junction to ambient thermal resistance θ_{JA} is layout dependent. For TDFN-12L 3x3 packages, the thermal resistance θ_{JA} is 48°C/W on the standard JEDEC 51-7 four-layers thermal test board. The maximum power dissipation at $T_A = 25^\circ\text{C}$ can be calculated by following formula:

$$P_{D(MAX)} = (125^\circ\text{C} - 25^\circ\text{C}) / (48^\circ\text{C/W}) = 2.083\text{W for TDFN-12L 3x3 packages}$$

The maximum power dissipation depends on operating ambient temperature for fixed $T_{J(MAX)}$ and thermal resistance θ_{JA} . For iD8213 packages, the Figure 4 of derating curves allows the designer to see the effect of

rising ambient temperature on the maximum power allowed.



Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, V_{OUT} immediately shifts by an amount equal to $\Delta I_{LOAD} (ESR)$, where ESR is the effective series resistance of C_{OUT} . ΔI_{LOAD} also begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value.

During this recovery time, V_{OUT} can be monitored for overshoot or ringing that would indicate a stability problem.

Table 1. Recommended Inductors

Component Supplier	Series	Inductance (μH)	DCR ($m\Omega$)	Current Rating (mA)	Dimensions (mm)
TAIYO YUDEN	NR 3015	2.2	60	1480	3 x 3 x 1.5
TAIYO YUDEN	NR 3015	4.7	120	1020	3 x 3 x 1.5
Sumida	CDRH2D14	2.2	75	1500	4.5 x 3.2 x 1.55
Sumida	CDRH2D14	4.7	135	1000	4.5 x 3.2 x 1.55
GOTREND	GTSD32	2.2	58	1500	3.85 x 3.85 x 1.8
GOTREND	GTSD32	4.7	146	1100	3.85 x 3.85 x 1.8


Table 2. Recommended Capacitors for C_{IN} and C_{OUT}

Component Supplier	Part No.	Capacitance (μF)	Case Size
TDK	C1608JB0J475M	4.7	0603
TDK	C2012JB0J106M	10	0805
MURATA	GRM188R60J475KE19	4.7	0603
MURATA	GRM219R60J106ME19	10	0805
TAIYO YUDEN	JMK107BJ475RA	4.7	0603
TAIYO YUDEN	JMK107BJ106MA	10	0603
TAIYO YUDEN	JMK212BJ106RD	10	0805

Layout Considerations

Follow the PCB layout guidelines for optimal performance of iD8213.

- ▶ For the main current paths, keep their traces short and wide.
- ▶ Put the input capacitor as close as possible to the device pins (VIN and GND).
- ▶ SW node is with high frequency voltage swing and should be kept small area. Keep analog components away from SW node to prevent stray capacitive noise pick-up.
- ▶ Connect feedback network behind the output capacitors. Keep the loop area small. Place the feedback components near the iD8213.
- ▶ Connect all analog grounds to a common node and then connect the common node to the power ground behind the output capacitors.



TDFN-12L Package

Layout Considerations

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the iD8213. These items are also illustrated graphically in layout diagram. Check the following in your layout:

1. The power traces, consisting of the GND trace, the SW trace and the IN trace should be kept short, direct and wide.

2. Does the FB pin connect directly to the V_{OUT} ?

The R1 resistance must be connected between the (+) plate of C_{OUT1} .

The R3 resistance must be connected between the (+) plate of C_{OUT2} .


3. Does the (+) plate of C_{IN} connect to IN pin as closely as possible?

This capacitor avoided the AC current to the internal power MOSFETs.

4. Keep the switching node "SW" away from the sensitive FB node.

5. Keep the (-) plates of C_{IN1} and C_{OUT1} as close as possible.


6. Keep the (-) plates of C_{IN2} and C_{OUT2} as close as possible.



TDFN-10 Package


Packaging

TDFN-12L (3mm x 3mm)



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.70	0.75	0.80	0.028	0.030	0.031
A1	0	0.025	0.05	0	0.0001	0.002
A2	---	0.203REF	---	---	0.008REF	---
b	0.150	0.215	0.280	0.006	0.0085	0.011
D	2.9	3.0	3.1	0.114	0.118	0.122
D1	1.450	1.575	1.7	0.057	0.062	0.067
E	2.9	3.00	3.1	0.114	0.118	0.122
E1	2.4	2.525	2.65	0.094	0.099	0.104
L	0.3	0.4	0.5	0.012	0.016	0.02
P	---	0.45BSC	---	---	0.018BSC	---
S		0.2 min			0.008min	---


TDFN-10 (3mm x 3mm)



SYMBOLS	DIMENSIONS IN MILLIMETERS			DIMENSIONS IN INCH		
	MIN	NOM	MAX	MIN	NOM	MAX
A	0.70	0.75	0.80	0.028	0.0295	0.031
A1	0.00	0.01	0.03	0.000	0.0004	0.0012
A3	---	0.2 REF	---	---	0.008	---
b	0.18	0.23	0.28	0.0071	0.009	0.011
D	2.95	3.0 BSC	3.03	0.116	0.118	0.119
D1	---	2.2 BSC	---	---	0.087	---
E	2.85	3.0 BSC	3.15	0.116	0.118	0.119
E1	---	1.6 BSC	---	---	0.063	---
e	---	0.5BSC	---	---	0.020	---
L	0.30	0.40	0.50	0.012	0.016	0.020
θ	-12°	---	0°	-12°	---	---


Footprints

TDFN-12L (3mm x 3mm)



Package	Number of PIN	Footprint Dimension (mm)								Tolerance
		P	A	B	C	D	Sx	Sy	M	
TDFN-12L 3x3	12	0.45	3.80	2.10	0.85	0.30	2.50	1.50	2.55	±0.030

TDFN-10 (3mm x 3mm)



Package	Number of PIN	Footprint Dimension (mm)								Tolerance
		P	A	B	C	D	Sx	Sy	M	
DFN-10 (3x3)	10	0.50	3.80	2.10	0.85	0.30	2.50	1.50	2.30	±0.030